What is LVS, DRC?
- 10 Answers
- 58618 Views
- IBM, Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / balaji kalluri
LVs means LAyout versus schematic -method to check the
correctness of ur layout designed by cross checking with
netlist generated from schematic using the tool.
DRC means....??
| Is This Answer Correct ? | 116 Yes | 4 No |
Answer / nsharma
DRC means Design Rules Checker - a tool for verifying the
layout with the Physical layout design rules set so as to
make sure that none of the rules have been violated.
| Is This Answer Correct ? | 106 Yes | 5 No |
Answer / jelydonut
LVS is when the netlist (normally synthesized verilog) and
the physical layout (gdsii) match connections (ie cells and
wire connections match the physical layout).
DRC is when the physical layout is checked to make sure that
the layout of the part is manufacturable using the process
that the foundry is capable of. (ie if two metal wires are
too close together on the same layer, they may short during
the manufacturing process, affecting yield, just one of many
possible examples on this one)
Some of the other answers are right, but don't explain it well.
| Is This Answer Correct ? | 48 Yes | 6 No |
Answer / teja
LVS mean layout versus schematic.What it actually mean is, it compares between the layout.xp file which was been created from layout and the netlist of schematic.If any mismatch in the connections it will show errors.Now what is layout.xp is, first layout creates gds file through that gds file layout.xp file will be created(we can say this as netlist of layout)and comparision between them takes place while we run lvs..
DRC mean it is just design rules check.It checks complete layout if there are any violations in the layout with respect to the technology files (like spacings enclosers,widths,areas,endcaps ete etc) it will generate errors..
| Is This Answer Correct ? | 11 Yes | 0 No |
Answer / sivaranjini
DRC is a tool built into the layout editor.It is mainly
used to detect any design rule violations during and after
the mask layout design.
| Is This Answer Correct ? | 6 Yes | 1 No |
Answer / dyamanna.siddappa
LVS mean's layout versus schmetic.. compare to layout and
schmetic..
DRC mean's design rule check.. layer to layer between
distence in vlsi layout design
| Is This Answer Correct ? | 8 Yes | 4 No |
Answer / manjula
LVS IS LAYOUT VERSUS SCHEMATIC ,this is for the compare the
layout with schematic if any thing wrong connection in
layout you can find by using this lvs
DRC is Design Rule check this is using for the to check the
area of layer and distance between layers
| Is This Answer Correct ? | 6 Yes | 9 No |
Answer / anilb
LVS Means Layout versus schematic,,,To compare the Layout
and Spice SubCkt....
DRC Means Design Rule Check,,,,To check the connection and
for checking the Close Proximity
| Is This Answer Correct ? | 4 Yes | 9 No |
Answer / chandu
LVS -LAYOUT VERSUS SHEMATIC TEST WHICH COMES IN THE
STRACTURIAL DOMAIN IN WHICH WE WILL FIRST SHEMATIC THE
CIRCUT AND AFTER BY USING TOOLS WE WILL MAKE THE LAYOUT BY
COMAPARING THE BOTH THINGS JUST FOR SEEING WHEATHER ANY
MISTAKES IS THERE OR NOT ...........IT IS TESTING PROCESS
DRC-DESIGN RULE CHECK THESE USEDE TESTING THE LAYOUT DESIGN
AND FOR CHECKING THE CIRCUIT
| Is This Answer Correct ? | 9 Yes | 15 No |
Answer / kantha
LVS- LAYOUT VERSUS SHEMATIC TEST FROM NETLIST DESIGN
(NORMALLY MANUAL METHOD)
DRC-DESIGN RULE CHECK(EX SPICE TOOL WILL GENERATE ERRORS IF
YOUR DESIGN NOT MET THE STANDARD DESIGN RULES)
| Is This Answer Correct ? | 9 Yes | 16 No |
Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What is the difference between the mealy and moore state machine?
How to improve these parameters? (Cascode topology, use long channel transistors)
What types of high speed CMOS circuits have you designed?
What is a D-latch? Write the VHDL Code for it?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
Why is Extraction performed?
How do you detect if two 8-bit signals are same?
Explain the Charge Sharing problem while sampling data from a Bus?
Differences between Array and Booth Multipliers?
Cross section of an NMOS transistor?
86 Family 
