You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,

---

What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,

---

What is component binding?

2 Answers   Intel,

---

Are you familiar with the term MESI?

0 Answers   Intel,

---

For CMOS logic, give the various techniques you know to minimize power consumption

0 Answers   Infosys,

---

---

What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,

---

What products have you designed which have entered high volume production?

1 Answers   Intel,

---

How can you model a SRAM at RTL Level?

1 Answers  

---

Differences between IRSIM and SPICE?

0 Answers   Intel,

---

If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

0 Answers   Intel,

---

Explain how binary number can give a signal or convert into a digital signal?

0 Answers  

---