Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / jelydonut
LVS is when the netlist (normally synthesized verilog) and
the physical layout (gdsii) match connections (ie cells and
wire connections match the physical layout).
DRC is when the physical layout is checked to make sure that
the layout of the part is manufacturable using the process
that the foundry is capable of. (ie if two metal wires are
too close together on the same layer, they may short during
the manufacturing process, affecting yield, just one of many
possible examples on this one)
Some of the other answers are right, but don't explain it well.
| Is This Answer Correct ? | 48 Yes | 6 No |
Post New Answer View All Answers
what is multiplexer?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is the purpose of having depletion mode device?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain the operation considering a two processor computer system with a cache for each processor.
What is the difference between cmos and bipolar technologies?
What is the difference between nmos and pmos technologies?
What types of CMOS memories have you designed? What were their size? Speed?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What was your role in the silicon evaluation or product ramp? What tools did you use?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What types of high speed CMOS circuits have you designed?
Explain CMOS Inverter transfer characteristics?
What transistor level design tools are you proficient with? What types of designs were they used on?
Describe the various effects of scaling?
