Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / chandu
LVS -LAYOUT VERSUS SHEMATIC TEST WHICH COMES IN THE
STRACTURIAL DOMAIN IN WHICH WE WILL FIRST SHEMATIC THE
CIRCUT AND AFTER BY USING TOOLS WE WILL MAKE THE LAYOUT BY
COMAPARING THE BOTH THINGS JUST FOR SEEING WHEATHER ANY
MISTAKES IS THERE OR NOT ...........IT IS TESTING PROCESS
DRC-DESIGN RULE CHECK THESE USEDE TESTING THE LAYOUT DESIGN
AND FOR CHECKING THE CIRCUIT
| Is This Answer Correct ? | 9 Yes | 15 No |
Post New Answer View All Answers
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain the working of 4-bit Up/down Counter?
What are the steps involved in designing an optimal pad ring?
Basic Stuff related to Perl?
Mention what are the two types of procedural blocks in Verilog?
what is the difference between the TTL chips and CMOS chips?
Explain what is multiplexer?
Explain CMOS Inverter transfer characteristics?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What happens if we delay the enabling of Clock signal?
What are the main issues associated with multiprocessor caches and how might you solve them?
Cross section of a PMOS transistor?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
