Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / chandu
LVS -LAYOUT VERSUS SHEMATIC TEST WHICH COMES IN THE
STRACTURIAL DOMAIN IN WHICH WE WILL FIRST SHEMATIC THE
CIRCUT AND AFTER BY USING TOOLS WE WILL MAKE THE LAYOUT BY
COMAPARING THE BOTH THINGS JUST FOR SEEING WHEATHER ANY
MISTAKES IS THERE OR NOT ...........IT IS TESTING PROCESS
DRC-DESIGN RULE CHECK THESE USEDE TESTING THE LAYOUT DESIGN
AND FOR CHECKING THE CIRCUIT
| Is This Answer Correct ? | 9 Yes | 15 No |
Post New Answer View All Answers
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How logical gates are controlled by boolean logic?
Explain about 6-T XOR gate?
What are the steps involved in designing an optimal pad ring?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What are the Factors affecting Power Consumption on a chip?
What is the ideal input and output resistance of a current source?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Are you familiar with the term snooping?
What is the function of chain reordering?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Design an 8 is to 3 encoder using 4 is to encoder?
Mention what are the two types of procedural blocks in Verilog?
what is SCR (Silicon Controlled Rectifier)?
