Answer Posted / teja
LVS mean layout versus schematic.What it actually mean is, it compares between the layout.xp file which was been created from layout and the netlist of schematic.If any mismatch in the connections it will show errors.Now what is layout.xp is, first layout creates gds file through that gds file layout.xp file will be created(we can say this as netlist of layout)and comparision between them takes place while we run lvs..
DRC mean it is just design rules check.It checks complete layout if there are any violations in the layout with respect to the technology files (like spacings enclosers,widths,areas,endcaps ete etc) it will generate errors..
| Is This Answer Correct ? | 11 Yes | 0 No |
Post New Answer View All Answers
What are the different design constraints occur in the synthesis phase?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain the Various steps in Synthesis?
what is verilog?
What are the different design techniques required to create a layout for digital circuits?
How does a Bandgap Voltage reference work?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the Advantages and disadvantages of Mealy and Moore?
Draw the stick diagram of a NOR gate. Optimize it
What is threshold voltage?
what is SCR (Silicon Controlled Rectifier)?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
How binary number can give a signal or convert into a digital signal?
Give the cross-sectional diagram of the cmos.
