Answer Posted / teja
LVS mean layout versus schematic.What it actually mean is, it compares between the layout.xp file which was been created from layout and the netlist of schematic.If any mismatch in the connections it will show errors.Now what is layout.xp is, first layout creates gds file through that gds file layout.xp file will be created(we can say this as netlist of layout)and comparision between them takes place while we run lvs..
DRC mean it is just design rules check.It checks complete layout if there are any violations in the layout with respect to the technology files (like spacings enclosers,widths,areas,endcaps ete etc) it will generate errors..
| Is This Answer Correct ? | 11 Yes | 0 No |
Post New Answer View All Answers
Implement F= not (AB+CD) using CMOS gates?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
what is verilog?
Explain CMOS Inverter transfer characteristics?
Explain sizing of the inverter?
What is the function of chain reordering?
How does Vbe and Ic change with temperature?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What types of CMOS memories have you designed? What were their size? Speed?
What are the different measures that are required to achieve the design for better yield?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Basic Stuff related to Perl?
What types of high speed CMOS circuits have you designed?
