Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / teja
LVS mean layout versus schematic.What it actually mean is, it compares between the layout.xp file which was been created from layout and the netlist of schematic.If any mismatch in the connections it will show errors.Now what is layout.xp is, first layout creates gds file through that gds file layout.xp file will be created(we can say this as netlist of layout)and comparision between them takes place while we run lvs..
DRC mean it is just design rules check.It checks complete layout if there are any violations in the layout with respect to the technology files (like spacings enclosers,widths,areas,endcaps ete etc) it will generate errors..
| Is This Answer Correct ? | 11 Yes | 0 No |
Post New Answer View All Answers
Explain various adders and difference between them?
Describe the various effects of scaling?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is the difference between synchronous and asynchronous reset?
what are three regions of operation of MOSFET and how are they used?
What are the changes that are provided to meet design power targets?
Explain what is multiplexer?
What are the main issues associated with multiprocessor caches and how might you solve them?
What is threshold voltage?
What are the different ways in which antenna violation can be prevented?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Cross section of a PMOS transistor?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
