Answer Posted / dyamanna.siddappa
LVS mean's layout versus schmetic.. compare to layout and
schmetic..
DRC mean's design rule check.. layer to layer between
distence in vlsi layout design
| Is This Answer Correct ? | 8 Yes | 4 No |
Post New Answer View All Answers
What happens if we delay the enabling of Clock signal?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Why does the present vlsi circuits use mosfets instead of bjts?
Implement a 2 I/P and gate using Tran gates?
Mention what are the different gates where Boolean logic are applicable?
What does it mean “the channel is pinched off”?
Explain Basic Stuff related to Perl?
Draw the Layout of an Inverter?
What is threshold voltage?
what are three regions of operation of MOSFET and how are they used?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is the function of enhancement mode transistor?
What was your role in the silicon evaluation or product ramp? What tools did you use?
