Answer Posted / dyamanna.siddappa
LVS mean's layout versus schmetic.. compare to layout and
schmetic..
DRC mean's design rule check.. layer to layer between
distence in vlsi layout design
| Is This Answer Correct ? | 8 Yes | 4 No |
Post New Answer View All Answers
Draw the Layout of an Inverter?
Explain the Various steps in Synthesis?
How to improve these parameters? (Cascode topology, use long channel transistors)
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Draw the stick diagram of a NOR gate. Optimize it
what is a sequential circuit?
What does it mean “the channel is pinched off”?
what are three regions of operation of MOSFET and how are they used?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Explain how logical gates are controlled by Boolean logic?
Explain what is scr (silicon controlled rectifier)?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What is the function of tie-high and tie-low cells?
Explain depletion region.
Tell me how MOSFET works.
