Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / dyamanna.siddappa
LVS mean's layout versus schmetic.. compare to layout and
schmetic..
DRC mean's design rule check.. layer to layer between
distence in vlsi layout design
| Is This Answer Correct ? | 8 Yes | 4 No |
Post New Answer View All Answers
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Differences between IRSIM and SPICE?
Mention what are the different gates where Boolean logic are applicable?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
what is verilog?
What are the different classification of the timing control?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What types of high speed CMOS circuits have you designed?
Write a VLSI program that implements a toll booth controller?
Draw a CMOS Inverter. Explain its transfer characteristics
What's the price in 1K quantity?
What is threshold voltage?
What happens if we delay the enabling of Clock signal?
What are the changes that are provided to meet design power targets?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
