Explain why is the number of gate inputs to cmos gates usually limited to four?

0 Answers  

---

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,

---

What are the different design techniques required to create a layout for digital circuits?

0 Answers  

---

What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).

4 Answers   Analog Devices,

---

Explain Cross section of a PMOS transistor?

0 Answers   Intel,

---

---

For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  

---

What are the changes that are provided to meet design power targets?

0 Answers  

---

Differences between IRSIM and SPICE?

0 Answers   Intel,

---

Working of a 2-stage OPAMP?

0 Answers   Intel, Tata Elxsi,

---

Explain the sizing of the inverter?

1 Answers   Intel,

---

Explain CMOS Inverter transfer characteristics?

0 Answers   ADS,

---

Explain the Various steps in Synthesis?

0 Answers   Intel,

---