Answer Posted / balaji kalluri
LVs means LAyout versus schematic -method to check the
correctness of ur layout designed by cross checking with
netlist generated from schematic using the tool.
DRC means....??
| Is This Answer Correct ? | 116 Yes | 4 No |
Post New Answer View All Answers
Explain the Various steps in Synthesis?
Explain sizing of the inverter?
Explain various adders and difference between them?
What is the difference between the mealy and moore state machine?
How does Vbe and Ic change with temperature?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
what is SCR (Silicon Controlled Rectifier)?
Explain what is scr (silicon controlled rectifier)?
Mention what are three regions of operation of mosfet and how are they used?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What are the steps involved in preventing the metastability?
Explain the working of Insights of a pass gate ?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Differences between IRSIM and SPICE?
How logical gates are controlled by boolean logic?
