Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / balaji kalluri
LVs means LAyout versus schematic -method to check the
correctness of ur layout designed by cross checking with
netlist generated from schematic using the tool.
DRC means....??
| Is This Answer Correct ? | 116 Yes | 4 No |
Post New Answer View All Answers
What was your role in the silicon evaluation/product ramp? What tools did you use?
Explain what is the depletion region?
How to improve these parameters? (Cascode topology, use long channel transistors)
How about voltage source?
What is the ideal input and output resistance of a current source?
Explain how MOSFET works?
What types of CMOS memories have you designed? What were their size? Speed?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
How does a Bandgap Voltage reference work?
Draw the Layout of an Inverter?
what is the difference between the TTL chips and CMOS chips?
Tell me how MOSFET works.
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Draw a CMOS Inverter. Explain its transfer characteristics
Give the cross-sectional diagram of the cmos.
