Answer Posted / manjula
LVS IS LAYOUT VERSUS SCHEMATIC ,this is for the compare the
layout with schematic if any thing wrong connection in
layout you can find by using this lvs
DRC is Design Rule check this is using for the to check the
area of layer and distance between layers
| Is This Answer Correct ? | 6 Yes | 9 No |
Post New Answer View All Answers
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What is Body Effect?
Explain the three regions of operation of a mosfet.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
How to improve these parameters? (Cascode topology, use long channel transistors)
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What is threshold voltage?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Basic Stuff related to Perl?
What are the different design constraints occur in the synthesis phase?
What are the ways to Optimize the Performance of a Difference Amplifier?
What is the function of chain reordering?
What is the ideal input and output resistance of a current source?
Are you familiar with the term MESI?
What is the main function of metastability in vsdl?
