Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is LVS, DRC?

Answer Posted / sivaranjini

DRC is a tool built into the layout editor.It is mainly
used to detect any design rule violations during and after
the mask layout design.

Is This Answer Correct ?    6 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

what is Slack?

1238


what is the difference between the TTL chips and CMOS chips?

1171


Give the cross-sectional diagram of the cmos.

1040


Explain Cross section of an NMOS transistor?

1074


Basic Stuff related to Perl?

2868


Explain the Working of a 2-stage OPAMP?

1237


What is the purpose of having depletion mode device?

1101


what is a sequential circuit?

1248


In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

1057


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1505


Explain various adders and difference between them?

1271


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3927


What are the different classification of the timing control?

1167


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1277


Explain the working of Insights of a pass gate ?

1305