Answer Posted / kantha
LVS- LAYOUT VERSUS SHEMATIC TEST FROM NETLIST DESIGN
(NORMALLY MANUAL METHOD)
DRC-DESIGN RULE CHECK(EX SPICE TOOL WILL GENERATE ERRORS IF
YOUR DESIGN NOT MET THE STANDARD DESIGN RULES)
| Is This Answer Correct ? | 9 Yes | 16 No |
Post New Answer View All Answers
Give various factors on which threshold voltage depends.
What is the function of chain reordering?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Explain how logical gates are controlled by Boolean logic?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What does the above code synthesize to?
What are the main issues associated with multiprocessor caches and how might you solve them?
What types of high speed CMOS circuits have you designed?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Why does the present vlsi circuits use mosfets instead of bjts?
Explain what is multiplexer?
Draw a CMOS Inverter. Explain its transfer characteristics
Explain depletion region.
What are the changes that are provided to meet design power targets?