What is FPGA?
Answers were Sorted based on User's Feedback
Answer / pandiammalk
FPGA is Field Programmable Gate array. We can implement any
digital logic functions in FPGA.
Is This Answer Correct ? | 26 Yes | 3 No |
Answer / balaji
fpga are programmable digital logic chips,what that means
is that you can program them to do almost any digital
function
Is This Answer Correct ? | 22 Yes | 4 No |
Answer / radhika
It is an array of gates with interconnects and any logical
function can be implemented using FPGA.
Is This Answer Correct ? | 16 Yes | 1 No |
Answer / anilb
"FPGA" is Field programmable gate array. Using this we can
implement Digital logic CHIP function.
Is This Answer Correct ? | 9 Yes | 1 No |
Answer / shravan
FPGA is Field programmable gate array.
A field programmable gate array (FPGA) is an integrated
circuit (IC) that includes a two-dimensional array of
general-purpose logic circuits, called cells or logic
blocks, whose functions are programmable.
An FPGA is similar to a PLD, but whereas PLDs are generally
limited to hundreds of gates, FPGAs support thousands of gates.
Is This Answer Correct ? | 8 Yes | 2 No |
Answer / basayya s l
"FPGA" is Field programmable gate array. it is used for
improveing the "DIGITAl LOGIC BLOCKES". using the "HDL" codes
Is This Answer Correct ? | 6 Yes | 2 No |
Answer / gogulnath
field programmable gate array,it is the tool which is
readily available in market to simulate the language
Is This Answer Correct ? | 0 Yes | 40 No |
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
Define threshold voltage?
32 Answers College School Exams Tests, Intel, JHG, Wipro,
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What are the various regions of operation of mosfet? How are those regions used?
Tell me the parameters as many as possible you know that used to character an amplifier?
Insights of a Tri-State Inverter?
How can you model a SRAM at RTL Level?
what is the difference between the TTL chips and CMOS chips?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What is the depletion region?
What happens to delay if you increase load capacitance?
Explain various adders and diff between them?