How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

How does a Bandgap Voltage reference work?

0 Answers  


What are set up time & hold time constraints? What do they signify?

3 Answers  


Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,


What are the Factors affecting Power Consumption on a chip?

0 Answers   Intel,


Explain the sizing of the inverter?

1 Answers   Intel,






Explain Custom Design Flow?

2 Answers   Intel,


Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

2 Answers   Intel,


Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,


What is interrupt latency?

3 Answers  


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,


What happens if we delay the enabling of Clock signal?

0 Answers  


Give the cross-sectional diagram of the cmos.

0 Answers  


Categories