How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


Why do we need both PMOS and NMOS transistors to implement a pass gate?

3 Answers   INEL, Intel,


How does a pn junction works?

2 Answers   Wipro,


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,






What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).

4 Answers   Analog Devices,


Explain Custom Design Flow?

2 Answers   Intel,


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

0 Answers   Infosys,


Explain what is slack?

0 Answers  


What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,


What is the difference between = and == in C?

5 Answers   Intel,


Categories