How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
No Answer is Posted For this Question
Be the First to Post Answer
Explain the operation considering a two processor computer system with a cache for each processor.
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Why do we need both PMOS and NMOS transistors to implement a pass gate?
How does a pn junction works?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).
Explain Custom Design Flow?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain what is slack?
What is Noise Margin? Explain the procedure to determine Noise Margin?
4 Answers Amkor, Cisco, Infosys, Intel,
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What is the difference between = and == in C?