Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / radhika
It is an array of gates with interconnects and any logical
function can be implemented using FPGA.
| Is This Answer Correct ? | 16 Yes | 1 No |
Post New Answer View All Answers
Tell me how MOSFET works.
Mention what are the two types of procedural blocks in Verilog?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
How can you model a SRAM at RTL Level?
what is a sequential circuit?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
How does a Bandgap Voltage reference work?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What are the steps required to solve setup and hold violations in vlsi?
Explain the three regions of operation of a mosfet.
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the different design constraints occur in the synthesis phase?
