Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is FPGA?

Answer Posted / basayya s l

"FPGA" is Field programmable gate array. it is used for
improveing the "DIGITAl LOGIC BLOCKES". using the "HDL" codes

Is This Answer Correct ?    6 Yes 2 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain what is scr (silicon controlled rectifier)?

1062


what is a sequential circuit?

1164


What is the difference between the mealy and moore state machine?

1116


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1600


Mention what are three regions of operation of mosfet and how are they used?

1080


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

3267


What are the steps involved in preventing the metastability?

1124


What is the function of enhancement mode transistor?

1114


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1129


How can you construct both PMOS and NMOS on a single substrate?

4983


How to improve these parameters? (Cascode topology, use long channel transistors)

2184


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1571


How can you model a SRAM at RTL Level?

5730


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4122


What are the Factors affecting Power Consumption on a chip?

1286