Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is FPGA?

Answer Posted / pandiammalk

FPGA is Field Programmable Gate array. We can implement any
digital logic functions in FPGA.

Is This Answer Correct ?    26 Yes 3 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is Noise Margin? Explain the procedure to determine Noise Margin?

2461


What is look up table in vlsi?

986


Explain the working of Insights of an inverter ?

1269


what is Slack?

1193


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1455


What types of high speed CMOS circuits have you designed?

2577


How can you construct both PMOS and NMOS on a single substrate?

4984


What products have you designed which have entered high volume production?

2448


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1305


Mention what are the different gates where Boolean logic are applicable?

1133


What are the steps involved in designing an optimal pad ring?

1172


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1080


How to improve these parameters? (Cascode topology, use long channel transistors)

2187


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1118


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1135