Answer / narendra

issue : Cache coherency or Data coherency. The problem is
all the processors cache should have exactly the same
shared data (cohenrent data). and there are races possible
with multiprocessors.

possible solution: use one central cache controller which
will get all the read/write requests from all the
processors and peripherals so that it can make sure there
are no races and cache coherency is maintained.

Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers   Infosys,

---

Implement F= not (AB+CD) using CMOS gates?

1 Answers   Intel,

---

What happens if we delay the enabling of Clock signal?

4 Answers  

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

what is short Channel effect.

2 Answers  

---

Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,

---

Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,

---

What is the critical path in a SRAM?

0 Answers  

---

What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,

---

How does Vbe and Ic change with temperature?

0 Answers   Qualcomm,

---

Explain how MOSFET works?

0 Answers  

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,

---