Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Insights of a Tri-State Inverter?

Answers were Sorted based on User's Feedback



Insights of a Tri-State Inverter?..

Answer / arun

It has a I/P signal similar to ordinary inverter & it has
an additional enable i/p which controls the o/p signal with
respect to i/p signal.. The o/p signal can have 3 states

ENABLE I/P O/P
0 X Z
1 0 1
1 1 0

Is This Answer Correct ?    10 Yes 0 No

Insights of a Tri-State Inverter?..

Answer / harshgandhi126

TRI state inverter has 3 states i.e. HIGH,LOW and HIGH
IMPEDENCE (Z). It has 2 inputs. One is normal input and
another is ENABLE. If ENABLE is LOW then inverter is in
HIGH IMPEDENCE state, otherwise it acts as a normal
inverter (if ENABLE=1).

ENABLE I/P O/P
0 X Z (HIGH IMPEDENCE)
1 0 1
1 1 0

Is This Answer Correct ?    3 Yes 0 No

Insights of a Tri-State Inverter?..

Answer / rita

yes

Is This Answer Correct ?    0 Yes 3 No

Post New Answer

More VLSI Interview Questions

What are the different design constraints occur in the synthesis phase?

0 Answers  


Differences between D-Latch and D flip-flop?

17 Answers   AIT, Intel, Sibridge Technologies,


Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,


What's the price in 1K quantity?

0 Answers   Wipro,


How logical gates are controlled by boolean logic?

0 Answers  


What is the main function of metastability in vsdl?

0 Answers  


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,


Explain the various MOSFET Capacitances & their significance?

1 Answers  


What is hot electron effect?

3 Answers   Intel,


what is verilog?

0 Answers  


Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  


Categories