Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answers were Sorted based on User's Feedback
Answer / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Answer / pavankumar v vijapur
use register retiming concept .......
i.e split up comb delay in two paths using a flop
| Is This Answer Correct ? | 4 Yes | 1 No |
Answer / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Answer / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
Explain the three regions of operation of a mosfet.
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
What is the difference between fifo and the memory?
6 Answers DewSoft, Intel, Pentagon Rugged Systems,
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What are the different ways in which antenna violation can be prevented?
Explain why & how a MOSFET works?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is latchup? Explain the methods used to prevent it?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
0 Answers Intel, Sun Microsystems,
Have you studied buses? What types?
what is a sequential circuit?
What are the different limitations in increasing the power supply to reduce delay?