Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answers were Sorted based on User's Feedback
Answer / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Answer / pavankumar v vijapur
use register retiming concept .......
i.e split up comb delay in two paths using a flop
| Is This Answer Correct ? | 4 Yes | 1 No |
Answer / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Answer / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
Explain the Various steps in Synthesis?
What is polymorphism? (C++)
What is the ideal input and output resistance of a current source?
Explain the operation of a 6T-SRAM cell?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain what is the use of defpararm?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Have you studied buses? What types?
What are the steps involved in preventing the metastability?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)