1. Categories >> Software >> Embedded Systems >> VLSI
  2. Suggest New Category

Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)

Question Posted / guest

Answers were Sorted based on User's Feedback



Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / adi

Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though

Is This Answer Correct ?    13 Yes 0 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / anonymous

Insert a reg slice

Is This Answer Correct ?    8 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / pavankumar v vijapur

use register retiming concept .......
i.e split up comb delay in two paths using a flop

Is This Answer Correct ?    4 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / raguvaran

pipeline the design dude

Is This Answer Correct ?    4 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / ram

when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.

Is This Answer Correct ?    3 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / guest

Ideally, clock period will be increased (reducing maximum
operation frequency)

Is This Answer Correct ?    3 Yes 3 No

Post New Answer

More VLSI Interview Questions

Mention what are three regions of operation of mosfet and how are they used?

0 Answers  

Explain what is Verilog?

0 Answers  

What happens to delay if you increase load capacitance?

3 Answers   Infosys,

What is the difference between nmos and pmos technologies?

0 Answers  

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,




What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

0 Answers   Intel, Sun Microsystems,

Explain why & how a MOSFET works?

2 Answers   Infosys,

What is hot electron effect?

3 Answers   Intel,

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  

Explain the various MOSFET Capacitances & their significance?

1 Answers  

Explain the difference between write through and write back cache.

2 Answers   Intel,

For more VLSI Interview Questions Click Here
Categories