Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 14023 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Answer / pavankumar v vijapur
use register retiming concept .......
i.e split up comb delay in two paths using a flop
| Is This Answer Correct ? | 4 Yes | 1 No |
Answer / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Answer / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,
What types of high speed CMOS circuits have you designed?
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?
What happens if we delay the enabling of Clock signal?
Explain about 6-T XOR gate?
what is Slack?
Id vs. Vds Characteristics of NMOS and PMOS transistors?
1 Answers Brillient, Intel, ISRO,
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
If not into production, how far did you follow the design and why did not you see it into production?
Give the various techniques you know to minimize power consumption?
86 Family 
