1. Categories >> Software >> Embedded Systems >> VLSI
  2. Suggest New Category

Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)

Question Posted / guest

Answers were Sorted based on User's Feedback



Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / adi

Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though

Is This Answer Correct ?    13 Yes 0 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / anonymous

Insert a reg slice

Is This Answer Correct ?    8 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / pavankumar v vijapur

use register retiming concept .......
i.e split up comb delay in two paths using a flop

Is This Answer Correct ?    4 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / raguvaran

pipeline the design dude

Is This Answer Correct ?    4 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / ram

when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.

Is This Answer Correct ?    3 Yes 1 No

Suppose you have a combinational circuit between two registers driven by a clock. What will you do..

Answer / guest

Ideally, clock period will be increased (reducing maximum
operation frequency)

Is This Answer Correct ?    3 Yes 3 No

Post New Answer

More VLSI Interview Questions

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

0 Answers   Infosys,

what is multiplexer?

0 Answers  

Explain Basic Stuff related to Perl?

0 Answers   Intel,

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers   Infosys,

What is setup time and hold time?

1 Answers   Intel,




What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,

What is Noise Margin? Explain the procedure to determine Noise Margin?

0 Answers  

Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

0 Answers   Intel,

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  

Why is Extraction performed?

1 Answers   Intel,

For more VLSI Interview Questions Click Here
Categories