WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answers were Sorted based on User's Feedback
Answer / mitesh
Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.
Is This Answer Correct ? | 130 Yes | 8 No |
Answer / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
Is This Answer Correct ? | 22 Yes | 2 No |
Answer / pavan kumar gupta
verification: The process of measuring the behaviour of the
system in relation to specific benchmarks.
testing: find out the fault in manufacturing
Is This Answer Correct ? | 8 Yes | 5 No |
Answer / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
Is This Answer Correct ? | 3 Yes | 3 No |
Answer / sriya
verification is used to check the validity of the design
& testing is used for the verification device.
Is This Answer Correct ? | 4 Yes | 14 No |
Insights of a Tri-State Inverter?
How do you detect a sequence of "1101" arriving serially from a signal line?
what is short Channel effect.
Explain what is scr (silicon controlled rectifier)?
Who provides the DRC rules?
what is verilog?
Explain depletion region.
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Mention what are the different gates where Boolean logic are applicable?
Have you studied buses? What types?