WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?
Answers were Sorted based on User's Feedback
Answer / mitesh
Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.
| Is This Answer Correct ? | 130 Yes | 8 No |
Answer / bhanu kiran kumar
verification is to verify functionality of the design where as testing is to find manufacturing faults.
| Is This Answer Correct ? | 22 Yes | 2 No |
Answer / pavan kumar gupta
verification: The process of measuring the behaviour of the
system in relation to specific benchmarks.
testing: find out the fault in manufacturing
| Is This Answer Correct ? | 8 Yes | 5 No |
Answer / katakam
verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.
| Is This Answer Correct ? | 3 Yes | 3 No |
Answer / sriya
verification is used to check the validity of the design
& testing is used for the verification device.
| Is This Answer Correct ? | 4 Yes | 14 No |
Mention what are three regions of operation of mosfet and how are they used?
What happens if we increase the number of contacts or via from one metal layer to the next?
Explain the working of Insights of a pass gate ?
What does the above code synthesize to?
How binary number can give a signal or convert into a digital signal?
What happens to delay if we include a resistance at the output of a CMOS circuit?
What types of CMOS memories have you designed? What were their size? Speed?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Have you studied buses? What types?
How does a pn junction works?
Factors affecting Power Consumption on a chip?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?