WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?

Answers were Sorted based on User's Feedback



WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?..

Answer / mitesh

Verification is a front end process and testing is a post
silicon process.
verification is to verify the functionality of the design
during the design cycle.
Testing is find manufacturing faults.

Is This Answer Correct ?    130 Yes 8 No

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?..

Answer / bhanu kiran kumar

verification is to verify functionality of the design where as testing is to find manufacturing faults.

Is This Answer Correct ?    22 Yes 2 No

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?..

Answer / pavan kumar gupta

verification: The process of measuring the behaviour of the
system in relation to specific benchmarks.
testing: find out the fault in manufacturing

Is This Answer Correct ?    8 Yes 5 No

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?..

Answer / katakam

verification is not testbench nor a series of test benches. it's a process used to demonstrate that the intent of design is preserved in it's implementation.

Is This Answer Correct ?    3 Yes 3 No

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?..

Answer / sriya

verification is used to check the validity of the design
& testing is used for the verification device.

Is This Answer Correct ?    4 Yes 14 No

Post New Answer

More VLSI Interview Questions

Insights of a Tri-State Inverter?

3 Answers   Intel,


How do you detect a sequence of "1101" arriving serially from a signal line?

7 Answers   nvidia,


what is short Channel effect.

2 Answers  


Explain what is scr (silicon controlled rectifier)?

0 Answers  


Who provides the DRC rules?

5 Answers   Intel,






what is verilog?

0 Answers  


Explain depletion region.

0 Answers  


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

0 Answers   Intel,


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

0 Answers   Infosys,


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,


Mention what are the different gates where Boolean logic are applicable?

0 Answers  


Have you studied buses? What types?

1 Answers   Intel,


Categories