Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11949 Views
- I also Faced
- E-Mail Answers
Answer Posted / pavankumar v vijapur
use register retiming concept .......
i.e split up comb delay in two paths using a flop
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
Give various factors on which threshold voltage depends.
Explain how MOSFET works?
Design an 8 is to 3 encoder using 4 is to encoder?
What is the ideal input and output resistance of a current source?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What is the function of chain reordering?
How does a Bandgap Voltage reference work?
Write a VLSI program that implements a toll booth controller?
Why does the present vlsi circuits use mosfets instead of bjts?
Mention what are the two types of procedural blocks in Verilog?
Explain CMOS Inverter transfer characteristics?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What are the different design techniques required to create a layout for digital circuits?
Explain the working of 4-bit Up/down Counter?
