Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answer Posted / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Post New Answer View All Answers
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What are the different measures that are required to achieve the design for better yield?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Explain various adders and difference between them?
Explain what is scr (silicon controlled rectifier)?
Are you familiar with the term MESI?
Explain the operation of a 6T-SRAM cell?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Give various factors on which threshold voltage depends.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Give the cross-sectional diagram of the cmos.
What does the above code synthesize to?
what is the difference between the TTL chips and CMOS chips?
What is the function of enhancement mode transistor?