Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
Answer Posted / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Post New Answer View All Answers
Mention what are the different gates where Boolean logic are applicable?
Tell me how MOSFET works.
What are the steps involved in designing an optimal pad ring?
Explain the Charge Sharing problem while sampling data from a Bus?
Are you familiar with the term MESI?
what is multiplexer?
Explain the working of 4-bit Up/down Counter?
What are the different measures that are required to achieve the design for better yield?
Write a VLSI program that implements a toll booth controller?
What are the Advantages and disadvantages of Mealy and Moore?
what is the difference between the TTL chips and CMOS chips?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is Body Effect?
What is the function of tie-high and tie-low cells?
What is the purpose of having depletion mode device?