Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 14017 Views
- I also Faced
- E-Mail Answers
Answer Posted / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Post New Answer View All Answers
what is verilog?
Insights of a 4bit adder/Sub Circuit?
What is the difference between synchronous and asynchronous reset?
what is multiplexer?
Mention what are the two types of procedural blocks in Verilog?
What is the function of chain reordering?
What types of high speed CMOS circuits have you designed?
Working of a 2-stage OPAMP?
Explain the Charge Sharing problem while sampling data from a Bus?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is Slack?
What happens if we delay the enabling of Clock signal?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What are the various regions of operation of mosfet? How are those regions used?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
