Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11950 Views
- I also Faced
- E-Mail Answers
Answer Posted / ram
when there is a combo delay which is more than the clock
time period, though all the above can be a solution if the
delay is small, normally they mark it as a multi clock cycle
path.
| Is This Answer Correct ? | 3 Yes | 1 No |
Post New Answer View All Answers
What is threshold voltage?
what is Slack?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the steps required to solve setup and hold violations in vlsi?
Mention what are the different gates where Boolean logic are applicable?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What are the Factors affecting Power Consumption on a chip?
Insights of a 4bit adder/Sub Circuit?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the steps involved in designing an optimal pad ring?
What is the function of enhancement mode transistor?
Explain the three regions of operation of a mosfet.
Explain Basic Stuff related to Perl?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Working of a 2-stage OPAMP?
