Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11476 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Implement F= not (AB+CD) using CMOS gates?
Explain what is Verilog?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
what is verilog?
Explain the operation of a 6T-SRAM cell?
Draw a CMOS Inverter. Explain its transfer characteristics
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Describe the various effects of scaling?
What is Body Effect?
How about voltage source?
Explain the three regions of operation of a mosfet.
Explain how binary number can give a signal or convert into a digital signal?
What types of CMOS memories have you designed? What were their size? Speed?
What's the price in 1K quantity?
