Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13828 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Explain what is the use of defpararm?
Explain what is slack?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What transistor level design tools are you proficient with? What types of designs were they used on?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What types of CMOS memories have you designed? What were their size? Speed?
How to improve these parameters? (Cascode topology, use long channel transistors)
How do you size NMOS and PMOS transistors to increase the threshold voltage?
For CMOS logic, give the various techniques you know to minimize power consumption
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What types of CMOS memories have you designed? What were their size? Speed?
Write a VLSI program that implements a toll booth controller?
Mention what are the different gates where Boolean logic are applicable?
What happens if we delay the enabling of Clock signal?
