Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11948 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Draw a 6-T SRAM Cell and explain the Read and Write operations
Why does the present vlsi circuits use mosfets instead of bjts?
What is look up table in vlsi?
Explain how MOSFET works?
what is verilog?
What products have you designed which have entered high volume production?
Explain what is slack?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What are the different gates where boolean logic are applicable?
What happens if we delay the enabling of Clock signal?
What are the changes that are provided to meet design power targets?
Tell me how MOSFET works.
what are three regions of operation of MOSFET and how are they used?
What does it mean “the channel is pinched off”?
what is the use of defpararm?
