Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13592 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
How logical gates are controlled by boolean logic?
What is the difference between synchronous and asynchronous reset?
What was your role in the silicon evaluation or product ramp? What tools did you use?
What are the different measures that are required to achieve the design for better yield?
Explain Cross section of a PMOS transistor?
Draw a 6-T SRAM Cell and explain the Read and Write operations
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain the operation of a 6T-SRAM cell?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the ways to Optimize the Performance of a Difference Amplifier?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Cross section of a PMOS transistor?
Draw the SRAM Write Circuitry
