Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13520 Views
- I also Faced
- E-Mail Answers
Answer Posted / adi
Insert a small buffer to increase the skew between the two
regs. This can be quick fix only in some cases though
| Is This Answer Correct ? | 13 Yes | 0 No |
Post New Answer View All Answers
Explain the working of Insights of an inverter ?
Explain how MOSFET works?
Explain the operation considering a two processor computer system with a cache for each processor.
What are the different gates where boolean logic are applicable?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is SCR (Silicon Controlled Rectifier)?
Explain various adders and difference between them?
Explain CMOS Inverter transfer characteristics?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What does the above code synthesize to?
Are you familiar with the term snooping?
What products have you designed which have entered high volume production?
Draw the Layout of an Inverter?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Draw a CMOS Inverter. Explain its transfer characteristics
