Interested to Buy Any Domain ? << Click Here >> for more details...
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
- 0 Answers
- 1345 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
what is the difference between the testing and verification?
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Why is Extraction performed?
what is Latch up?How to avoid Latch up?
If not into production, how far did you follow the design and why did not you see it into production?
What are the different limitations in increasing the power supply to reduce delay?
Differences between functions and Procedures in VHDL?
Draw the stick diagram of a NOR gate. Optimize it
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What types of high speed CMOS circuits have you designed?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
86 Family 
