For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
- 0 Answers
- 712 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Insights of a Tri-state inverter?
Advantages and disadvantages of Mealy and Moore?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What products have you designed which have entered high volume production?
What is SPICE?
What is the function of tie-high and tie-low cells?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What are the Advantages and disadvantages of Mealy and Moore?
What are the different limitations in increasing the power supply to reduce delay?
Write a VLSI program that implements a toll booth controller?
86 Family 
