Interested to Buy Any Domain ? << Click Here >> for more details...
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
- 0 Answers
- 1281 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Explain the operation of a 6T-SRAM cell?
How to improve these parameters? (Cascode topology, use long channel transistors)
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
Explain sizing of the inverter?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?
why is the number of gate inputs to CMOS gates usually limited to four?
Explain the working of Insights of a pass gate ?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain Basic Stuff related to Perl?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
86 Family 
