Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13578 Views
- I also Faced
- E-Mail Answers
Answer Posted / anonymous
Insert a reg slice
| Is This Answer Correct ? | 8 Yes | 1 No |
Post New Answer View All Answers
What are the various regions of operation of mosfet? How are those regions used?
How does a Bandgap Voltage reference work?
Write a VLSI program that implements a toll booth controller?
what is verilog?
What are the different design constraints occur in the synthesis phase?
Explain CMOS Inverter transfer characteristics?
Are you familiar with the term MESI?
What are the steps involved in preventing the metastability?
Are you familiar with the term snooping?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Insights of a 4bit adder/Sub Circuit?
What is the difference between cmos and bipolar technologies?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What are the different design techniques required to create a layout for digital circuits?
