Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13583 Views
- I also Faced
- E-Mail Answers
Answer Posted / raguvaran
pipeline the design dude
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
Design an 8 is to 3 encoder using 4 is to encoder?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
How does a Bandgap Voltage reference work?
Describe the various effects of scaling?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Basic Stuff related to Perl?
What are the different design techniques required to create a layout for digital circuits?
Tell me how MOSFET works.
why is the number of gate inputs to CMOS gates usually limited to four?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
How logical gates are controlled by boolean logic?
Explain how Verilog is different to normal programming language?
What are the different design constraints occur in the synthesis phase?
How can you construct both PMOS and NMOS on a single substrate?
Differences between Array and Booth Multipliers?
