Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11500 Views
- I also Faced
- E-Mail Answers
Answer Posted / raguvaran
pipeline the design dude
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What is the function of tie-high and tie-low cells?
what is Slack?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain the Charge Sharing problem while sampling data from a Bus?
what is the difference between the TTL chips and CMOS chips?
Draw the stick diagram of a NOR gate. Optimize it
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Tell me how MOSFET works.
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
what is SCR (Silicon Controlled Rectifier)?
Explain the working of Insights of a pass gate ?
Explain about 6-T XOR gate?
How about voltage source?
What was your role in the silicon evaluation/product ramp? What tools did you use?
