Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 11951 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
Explain how binary number can give a signal or convert into a digital signal?
what is SCR (Silicon Controlled Rectifier)?
Draw the Layout of an Inverter?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Explain the Working of a 2-stage OPAMP?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain about 6-T XOR gate?
Explain what is multiplexer?
What is look up table in vlsi?
What are the ways to Optimize the Performance of a Difference Amplifier?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Tell me how MOSFET works.
what is the use of defpararm?
Explain the three regions of operation of a mosfet.
