Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 13835 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
Draw the SRAM Write Circuitry
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What are the different measures that are required to achieve the design for better yield?
What is the purpose of having depletion mode device?
What are the different ways in which antenna violation can be prevented?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
what is the difference between the TTL chips and CMOS chips?
Explain CMOS Inverter transfer characteristics?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain the operation of a 6T-SRAM cell?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain various adders and difference between them?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Mention what are three regions of operation of mosfet and how are they used?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
