Interested to Buy Any Domain ? << Click Here >> for more details...
Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
- 6 Answers
- 14010 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
Ideally, clock period will be increased (reducing maximum
operation frequency)
| Is This Answer Correct ? | 3 Yes | 3 No |
Post New Answer View All Answers
What are the main issues associated with multiprocessor caches and how might you solve them?
Design an 8 is to 3 encoder using 4 is to encoder?
What is threshold voltage?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Draw a CMOS Inverter. Explain its transfer characteristics
What are the different gates where boolean logic are applicable?
What are the steps involved in preventing the metastability?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What are the different design techniques required to create a layout for digital circuits?
Cross section of a PMOS transistor?
How can you construct both PMOS and NMOS on a single substrate?
What types of CMOS memories have you designed? What were their size? Speed?
what is the use of defpararm?
Implement a 2 I/P and gate using Tran gates?
