Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

VLSI Interview Questions
Questions Answers Views Company eMail

How can you construct both PMOS and NMOS on a single substrate?

IBM, Intel,

5037

What happens when the gate oxide is very thin?

Intel,

3 14276

What is setup time and hold time?

Intel,

1 6399

Write a pseudo code for sorting the numbers in an array?

Intel,

2 14931

What is pipelining and how can we increase throughput using pipelining?

Intel,

1 5316

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

Intel,

3 13495

What is SPICE?

Intel,

4 17960

Differences between IRSIM and SPICE?

Intel,

5480

Differences between netlist of HSPICE and Spectre?

Intel,

1 9124

What is FPGA?

Intel,

7 15166

Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

Intel,

3417

Draw the Layout of an Inverter?

Intel,

2549

If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

Intel,

1 7101

Implement F = AB+C using CMOS gates?

Intel,

2 11601

Working of a 2-stage OPAMP?

Intel, Tata Elxsi,

3236


Post New VLSI Questions

Un-Answered Questions { VLSI }

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1344


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1644


Explain Cross section of a PMOS transistor?

1285


What is threshold voltage?

1243


Explain the Various steps in Synthesis?

3317


What is the difference between synchronous and asynchronous reset?

1138


Tell me how MOSFET works.

2476


Explain the operation considering a two processor computer system with a cache for each processor.

2890


what is SCR (Silicon Controlled Rectifier)?

1100


What is the purpose of having depletion mode device?

1101


What is the function of tie-high and tie-low cells?

1147


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2446


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2492


How logical gates are controlled by boolean logic?

1113


Explain what is scr (silicon controlled rectifier)?

1106