Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

VLSI Interview Questions
Questions Answers Views Company eMail

How can you construct both PMOS and NMOS on a single substrate?

IBM, Intel,

4939

What happens when the gate oxide is very thin?

Intel,

3 13942

What is setup time and hold time?

Intel,

1 6219

Write a pseudo code for sorting the numbers in an array?

Intel,

2 14730

What is pipelining and how can we increase throughput using pipelining?

Intel,

1 5129

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

Intel,

3 13232

What is SPICE?

Intel,

4 17550

Differences between IRSIM and SPICE?

Intel,

5396

Differences between netlist of HSPICE and Spectre?

Intel,

1 8884

What is FPGA?

Intel,

7 14638

Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

Intel,

3342

Draw the Layout of an Inverter?

Intel,

2450

If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

Intel,

1 6957

Implement F = AB+C using CMOS gates?

Intel,

2 11342

Working of a 2-stage OPAMP?

Intel, Tata Elxsi,

3131


Post New VLSI Questions

Un-Answered Questions { VLSI }

How does a Bandgap Voltage reference work?

3855


Mention what are the two types of procedural blocks in Verilog?

1227


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1554


what is the difference between the TTL chips and CMOS chips?

1079


What is the function of tie-high and tie-low cells?

1041


What's the price in 1K quantity?

2793


What transistor level design tools are you proficient with? What types of designs were they used on?

3395


Explain the three regions of operation of a mosfet.

1044


Explain about 6-T XOR gate?

1192


How do you size NMOS and PMOS transistors to increase the threshold voltage?

2981


What happens if we use an Inverter instead of the Differential Sense Amplifier?

3272


Explain Cross section of a PMOS transistor?

1170


Draw the stick diagram of a NOR gate. Optimize it

1231


What happens if we use an Inverter instead of the Differential Sense Amplifier?

2949


Write a program to explain the comparator?

1094