Answer / chaitanya

SETUP time : Minimum time the data should be stable before
the arrival of clock edge

HOLD time : Minum time data shuold be stable after the
arrival of clock edge.

Draw a 6-T SRAM Cell and explain the Read and Write operations

0 Answers   Infosys,

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,

---

Give various factors on which threshold voltage depends.

0 Answers  

---

What is Noise Margin? Explain the procedure to determine Noise Margin?

0 Answers  

---

For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,

---

what is Channel length modulation?

2 Answers   Intel,

---

what is short Channel effect.

2 Answers  

---

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  

---

what is charge sharing?

0 Answers   Intel,

---

What is the difference between nmos and pmos technologies?

0 Answers  

---

How do you detect if two 8-bit signals are same?

6 Answers  

---