Answer / chaitanya

SETUP time : Minimum time the data should be stable before
the arrival of clock edge

HOLD time : Minum time data shuold be stable after the
arrival of clock edge.

what is Latch up?How to avoid Latch up?

3 Answers  

---

what is short Channel effect.

2 Answers  

---

What types of high speed CMOS circuits have you designed?

0 Answers   Intel,

---

Explain the Charge Sharing problem while sampling data from a Bus?

1 Answers  

---

What is threshold voltage?

0 Answers  

---

Explain Cross section of a PMOS transistor?

0 Answers   Intel,

---

Factors affecting Power Consumption on a chip?

7 Answers   Intel,

---

Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,

---

Differences between blocking and Non-blocking statements in Verilog?

5 Answers   Intel,

---

What is Fermi level?

5 Answers  

---

Differences between DRAM and SRAM?

14 Answers   Infosys, Intel, University, Wipro,

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  

---