Answer / chaitanya

SETUP time : Minimum time the data should be stable before
the arrival of clock edge

HOLD time : Minum time data shuold be stable after the
arrival of clock edge.

Write a VLSI program that implements a toll booth controller?

0 Answers   Patni,

---

Explain Clock Skew?

6 Answers   Intel, nvidia,

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

How logical gates are controlled by boolean logic?

0 Answers  

---

What does it mean “the channel is pinched off”?

0 Answers  

---

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,

---

what is Channel length modulation?

2 Answers   Intel,

---

Are you familiar with the term MESI?

0 Answers   Intel,

---

What is clock feed through?

2 Answers   Intel,

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

0 Answers   Infosys,

---

What is hot electron effect?

3 Answers   Intel,

---