Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

VLSI Interview Questions
Questions Answers Views Company eMail

what is the difference between the TTL chips and CMOS chips?

1166

what is verilog?

1196

What are the different gates where boolean logic are applicable?

1129

Explain why is the number of gate inputs to cmos gates usually limited to four?

1550

Why does the present vlsi circuits use mosfets instead of bjts?

1369

What is the main function of metastability in vsdl?

1114

What is the function of tie-high and tie-low cells?

1147

What are the different types of skews used in vlsi?

1 2044

What are the different design constraints occur in the synthesis phase?

1164

What are the steps involved in preventing the metastability?

1168

What are the changes that are provided to meet design power targets?

1174

What are the various regions of operation of mosfet? How are those regions used?

1182

Explain what is the depletion region?

1129

What are the steps required to solve setup and hold violations in vlsi?

1138

What are the different ways in which antenna violation can be prevented?

1181


Post New VLSI Questions

Un-Answered Questions { VLSI }

Give the cross-sectional diagram of the cmos.

1038


What happens if we delay the enabling of Clock signal?

2428


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2887


What does it mean “the channel is pinched off”?

1399


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4171


Are you familiar with the term MESI?

2832


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1644


How does Vbe and Ic change with temperature?

3568


what is the use of defpararm?

1193


What is the difference between cmos and bipolar technologies?

1181


What products have you designed which have entered high volume production?

2486


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

2376


Design an 8 is to 3 encoder using 4 is to encoder?

1376


What is Noise Margin? Explain the procedure to determine Noise Margin?

2509


How binary number can give a signal or convert into a digital signal?

1309