Explain about stuck at fault models, scan design, BIST and
IDDQ testing?
- 3 Answers
- 12371 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / navya
IDDQ testing:usually performed at the beginning of test cycle.The test checks for leakage current to know if it is in normal range or abnormal range.If abnormal die fails,it is rejected and no further tests are performed.Iddq testing can detect clusters of gate oxide shorts(GOS) where gate voltage has no control over drain current and they tend to increase leakage levels.
BIST(built in self test): used to meet requirements such as high reliability and low repair cycle times.Bist reduces need for external testing(ATE).But the disadvantage is additional silicon area needed to implement BIST circuitry.
Scan design:test methodology built into digital chips
All flipflop are provided with alternate i/p for data as well as a separate clk i/p for scan testing.F/f connected together in scan chains.Testing is done by entering a special test mode called "scan mode" where test vectors is i/p to each scan chain and the bits clkd through all f/f's in the chain with resulting o/p chkd for errors.
Stuck at fault models:
stuck-on fault:always conducts Ids with an applied Vds,gate has no control over the operation
stuck off faults:current never flows regardless of Vgs or Vds.
| Is This Answer Correct ? | 13 Yes | 1 No |
Answer / seetharamukg
IDDQ testing is used for testing the library cells. Meaning
if any faults are there in our design we are going for DFT.
If any faults are there in the library itself we are doing
IDDQ testing.
| Is This Answer Correct ? | 3 Yes | 9 No |
Answer / shashank parashar
BIST is a biult in self test,in which we are going to test
our circuit in chip only.
Dft is a design for test.
IDDQ testing is used for testing the library cells.
| Is This Answer Correct ? | 3 Yes | 9 No |
What is Cross Talk?
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
2 Answers Cosmic Circuits, HP,
Differences between netlist of HSPICE and Spectre?
Explain various adders and diff between them?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
How does Resistance of the metal lines vary with increasing thickness and increasing length?
Who provides the DRC rules?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What types of high speed CMOS circuits have you designed?
For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?
What happens if we increase the number of contacts or via from one metal layer to the next?
What are the limitations in increasing the power supply to reduce delay?
86 Family 
