Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

VLSI Interview Questions
Questions Answers Views Company eMail

What are the Factors affecting Power Consumption on a chip?

Intel,

1286

Explain various adders and difference between them?

Intel,

1207

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

Intel,

1248

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

Intel,

1198

Explain the working of Insights of a pass gate ?

Intel,

1233

Explain the Working of a 2-stage OPAMP?

Intel,

1194

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

Infosys,

1105

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

Infosys,

1367

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

Infosys,

1190

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

Infosys,

1205

Draw the stick diagram of a NOR gate. Optimize it

Infosys,

1281

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

Infosys,

1200

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

Infosys,

1123

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

Infosys,

1111

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

Infosys,

1147


Post New VLSI Questions

Un-Answered Questions { VLSI }

How can you construct both PMOS and NMOS on a single substrate?

4982


What is the function of tie-high and tie-low cells?

1085


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1200


What's the price in 1K quantity?

2824


Explain the working of 4-bit Up/down Counter?

4433


What does it mean “the channel is pinched off”?

1355


What is the ideal input and output resistance of a current source?

3007


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1105


What happens if we use an Inverter instead of the Differential Sense Amplifier?

2999


Describe the various effects of scaling?

4786


what is SCR (Silicon Controlled Rectifier)?

1040


How to improve these parameters? (Cascode topology, use long channel transistors)

2181


Explain why present VLSI circuits use MOSFETs instead of BJTs?

1141


What was your role in the silicon evaluation or product ramp? What tools did you use?

2309


Explain how logical gates are controlled by Boolean logic?

1188