Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Differences between netlist of HSPICE and Spectre?



Differences between netlist of HSPICE and Spectre?..

Answer / hasan

help for pipeline circuit simulation code by HSPICE.

Is This Answer Correct ?    1 Yes 5 No

Post New Answer

More VLSI Interview Questions

What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,


Write a program to explain the comparator?

0 Answers  


What is the ideal input and output resistance of a current source?

0 Answers  


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


Differences between DRAM and SRAM?

14 Answers   Infosys, Intel, University, Wipro,


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

0 Answers   Infosys,


What products have you designed which have entered high volume production?

1 Answers   Intel,


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers   Intel,


Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,


What are the different design constraints occur in the synthesis phase?

0 Answers  


What is Fermi level?

5 Answers  


Categories