Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What happens when the gate oxide is very thin?

Answers were Sorted based on User's Feedback



What happens when the gate oxide is very thin?..

Answer / pallavi saxena

It will lead to tunelling effect where carriers can tunnel
thru the gate oxide,resulting in gate leakage current
flowing into the gate.It can be reduced by using Silicon
Nitride (Si3N4) as it forms good interface with Si.

Is This Answer Correct ?    25 Yes 0 No

What happens when the gate oxide is very thin?..

Answer / sarath

EXACTLY...

Is This Answer Correct ?    4 Yes 2 No

What happens when the gate oxide is very thin?..

Answer / subu

Gate capacitance will be more.Signal will take long time
settle down

Is This Answer Correct ?    1 Yes 1 No

Post New Answer

More VLSI Interview Questions

6-T XOR gate?

0 Answers   Intel,


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

0 Answers   Infosys,


Id vs. Vds Characteristics of NMOS and PMOS transistors?

1 Answers   Brillient, Intel, ISRO,


Differences between IRSIM and SPICE?

0 Answers   Intel,


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  


What happens when the gate oxide is very thin?

3 Answers   Intel,


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  


What is the difference between fifo and the memory?

6 Answers   DewSoft, Intel, Pentagon Rugged Systems,


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


Explain the usage of the shared SPI bus?

1 Answers  


How does Vbe and Ic change with temperature?

0 Answers   Qualcomm,


Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,


Categories