Answer / pallavi saxena

It will lead to tunelling effect where carriers can tunnel
thru the gate oxide,resulting in gate leakage current
flowing into the gate.It can be reduced by using Silicon
Nitride (Si3N4) as it forms good interface with Si.

Answer / sarath

EXACTLY...

Answer / subu

Gate capacitance will be more.Signal will take long time
settle down

Explain why & how a MOSFET works?

2 Answers   Infosys,

---

What?s the critical path in a SRAM?

2 Answers   Infosys, Intel, Texas,

---

Explain the usage of the shared SPI bus?

1 Answers  

---

What is setup time and hold time?

1 Answers   Intel,

---

Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,

---

Give the expression for calculating Delay in CMOS circuit?

1 Answers   Infosys,

---

If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,

---

Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,

---

what is SCR (Silicon Controlled Rectifier)?

0 Answers  

---

Explain Cross section of a PMOS transistor?

0 Answers   Intel,

---

Draw the SRAM Write Circuitry

0 Answers   Infosys,

---