Implement F = AB+C using CMOS gates?
- 2 Answers
- 10073 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / nehru
cmos design combination of both pmos and nmos.pmos is pull
up network.nmos pull down network.A TRANISTOR IS CONNECTED
SERIES WITH B TRANSISTOR.THE SERIES COMBINATION OF BOTH
A AND B TRANSISTOR CONNECTED PARALLEL WITH C TRANSISTOR(IN
PULL DOWN CKT).THEN APPLY DUALITY PROPERTY TO PMOS.THEN
FINAL OUTPUT IS COMPLEMENTED BY CMOS INVERTER.THIS FUNCTION
IMPLEMENTED IN DIFFERENT LOGICS
1.CMOS LOGIC
2.C2 MOS LOGIC
3.NP LOGIC
4.DYNAMIC LOGIC
5.PASS TRANSISTOR LOGIC
6.DOMINO LOGIC
7.DIFFERENTIAL CASCADE VOLTAGE SWITCH LOGIC
8.PSUEDO NMOS LOGIC
| Is This Answer Correct ? | 11 Yes | 11 No |
Answer / radhika
CMOS gate consists of both NMOS and PMOS.
Two NMOS ,a and b are connected in series with each other and their series combination is in parallel with c named nmos.For PMOS ,a and b are connected in parallel with each other and this parallel combination is in series with c named pmos.Output is taken from PMOS and NMOS junction.
| Is This Answer Correct ? | 1 Yes | 3 No |
How do you detect a sequence of "1101" arriving serially from a signal line?
Explain what is Verilog?
Insights of a 2 input NOR gate. Explain the working?
What is the most complicated/valuable program you written in C/C++?
23 Answers HCL, IBM, Intel, TCS, TVS, Wipro,
Explain what is scr (silicon controlled rectifier)?
What are the different limitations in increasing the power supply to reduce delay?
For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?
Tell me the parameters as many as possible you know that used to character an amplifier?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What happens to delay if we include a resistance at the output of a CMOS circuit?
Are you familiar with the term MESI?
what is verilog?
86 Family 
