Answer / nehru

cmos design combination of both pmos and nmos.pmos is pull
up network.nmos pull down network.A TRANISTOR IS CONNECTED
SERIES WITH B TRANSISTOR.THE SERIES COMBINATION OF BOTH
A AND B TRANSISTOR CONNECTED PARALLEL WITH C TRANSISTOR(IN
PULL DOWN CKT).THEN APPLY DUALITY PROPERTY TO PMOS.THEN
FINAL OUTPUT IS COMPLEMENTED BY CMOS INVERTER.THIS FUNCTION
IMPLEMENTED IN DIFFERENT LOGICS
1.CMOS LOGIC
2.C2 MOS LOGIC
3.NP LOGIC
4.DYNAMIC LOGIC
5.PASS TRANSISTOR LOGIC
6.DOMINO LOGIC
7.DIFFERENTIAL CASCADE VOLTAGE SWITCH LOGIC
8.PSUEDO NMOS LOGIC

Answer / radhika

CMOS gate consists of both NMOS and PMOS.
Two NMOS ,a and b are connected in series with each other and their series combination is in parallel with c named nmos.For PMOS ,a and b are connected in parallel with each other and this parallel combination is in series with c named pmos.Output is taken from PMOS and NMOS junction.

Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,

---

What are the steps required to solve setup and hold violations in vlsi?

0 Answers  

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

0 Answers   Infosys,

---

Explain how binary number can give a signal or convert into a digital signal?

0 Answers  

---

What does the above code synthesize to?

0 Answers   Intel,

---

Insights of a Tri-state inverter?

1 Answers   Intel,

---

What are the different measures that are required to achieve the design for better yield?

0 Answers  

---

Describe the various effects of scaling?

0 Answers   Infosys,

---

Explain the Charge Sharing problem while sampling data from a Bus?

1 Answers  

---

What is interrupt latency?

3 Answers  

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,

---

What?s the critical path in a SRAM?

2 Answers   Infosys, Intel, Texas,

---