Answer / nehru

cmos design combination of both pmos and nmos.pmos is pull
up network.nmos pull down network.A TRANISTOR IS CONNECTED
SERIES WITH B TRANSISTOR.THE SERIES COMBINATION OF BOTH
A AND B TRANSISTOR CONNECTED PARALLEL WITH C TRANSISTOR(IN
PULL DOWN CKT).THEN APPLY DUALITY PROPERTY TO PMOS.THEN
FINAL OUTPUT IS COMPLEMENTED BY CMOS INVERTER.THIS FUNCTION
IMPLEMENTED IN DIFFERENT LOGICS
1.CMOS LOGIC
2.C2 MOS LOGIC
3.NP LOGIC
4.DYNAMIC LOGIC
5.PASS TRANSISTOR LOGIC
6.DOMINO LOGIC
7.DIFFERENTIAL CASCADE VOLTAGE SWITCH LOGIC
8.PSUEDO NMOS LOGIC

Answer / radhika

CMOS gate consists of both NMOS and PMOS.
Two NMOS ,a and b are connected in series with each other and their series combination is in parallel with c named nmos.For PMOS ,a and b are connected in parallel with each other and this parallel combination is in series with c named pmos.Output is taken from PMOS and NMOS junction.

Insights of a 4bit adder/Sub Circuit?

0 Answers   Intel,

---

What types of high speed CMOS circuits have you designed?

2 Answers   Infosys, Intel,

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---

verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.

2 Answers   Cosmic Circuits, HP,

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,

---

What is the critical path in a SRAM?

0 Answers  

---

what is SCR (Silicon Controlled Rectifier)?

0 Answers  

---

Explain the Working of a 2-stage OPAMP?

0 Answers   Intel,

---

Explain the sizing of the inverter?

1 Answers   Intel,

---

What is Cross Talk?

4 Answers   Intel,

---

What is clock feed through?

2 Answers   Intel,

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---