Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Implement F = AB+C using CMOS gates?

Answers were Sorted based on User's Feedback



Implement F = AB+C using CMOS gates?..

Answer / nehru

cmos design combination of both pmos and nmos.pmos is pull
up network.nmos pull down network.A TRANISTOR IS CONNECTED
SERIES WITH B TRANSISTOR.THE SERIES COMBINATION OF BOTH
A AND B TRANSISTOR CONNECTED PARALLEL WITH C TRANSISTOR(IN
PULL DOWN CKT).THEN APPLY DUALITY PROPERTY TO PMOS.THEN
FINAL OUTPUT IS COMPLEMENTED BY CMOS INVERTER.THIS FUNCTION
IMPLEMENTED IN DIFFERENT LOGICS
1.CMOS LOGIC
2.C2 MOS LOGIC
3.NP LOGIC
4.DYNAMIC LOGIC
5.PASS TRANSISTOR LOGIC
6.DOMINO LOGIC
7.DIFFERENTIAL CASCADE VOLTAGE SWITCH LOGIC
8.PSUEDO NMOS LOGIC

Is This Answer Correct ?    11 Yes 11 No

Implement F = AB+C using CMOS gates?..

Answer / radhika

CMOS gate consists of both NMOS and PMOS.
Two NMOS ,a and b are connected in series with each other and their series combination is in parallel with c named nmos.For PMOS ,a and b are connected in parallel with each other and this parallel combination is in series with c named pmos.Output is taken from PMOS and NMOS junction.

Is This Answer Correct ?    1 Yes 3 No

Post New Answer

More VLSI Interview Questions

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   e-tec, Intel,


verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.

2 Answers   Cosmic Circuits, HP,


For CMOS logic, give the various techniques you know to minimize power consumption

0 Answers   Infosys,


Differences between IRSIM and SPICE?

0 Answers   Intel,


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,


Differences between D-Latch and D flip-flop?

17 Answers   AIT, Intel, Sibridge Technologies,


What are set up time & hold time constraints? What do they signify?

3 Answers  


What is the difference between = and == in C?

5 Answers   Intel,


What types of high speed CMOS circuits have you designed?

0 Answers   Intel,


Implement an Inverter using a single transistor?

4 Answers   Intel,


Categories