Explain Clock Skew?
- 6 Answers
- 19309 Views
- Intel, nvidia, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / coolmoon
clock skew is the time difference between the arrival of
active clock edge to different flipflops of the same chip
| Is This Answer Correct ? | 69 Yes | 2 No |
Answer / anuprita
In circuit designs, clock skew is a phenomenon in
synchronous circuits in which the clock signal arrives at
different components at different times. This can be caused
by many different things, such as wire-interconnect length,
temperature variations, variation in intermediate devices,
capacitive coupling, material imperfections, and
differences in input capacitance on the clock inputs of
devices using the clock.
| Is This Answer Correct ? | 27 Yes | 0 No |
Answer / gogulnath
skew is the phenomena which clock dint take equal time to
reach the synchronous flip flop,it takes diff delay to
diff flipflops due to the material imperfection,wired
length,temparature etc,
| Is This Answer Correct ? | 21 Yes | 0 No |
Answer / himali
Clock skew is the phenomenon wherein clock signal arrives
at different components at different times.
There are two types of clock skews. Positive clock skew
means that clock siganl reaches receiving register faster
than the register that sends the data to the receiver.
Negative skew is the opposite.
| Is This Answer Correct ? | 19 Yes | 8 No |
Answer / anupriya
In ckt design clk skew is a phenomenon in synchronous ckts
in which the clk signal arives at different components at
diff time.
| Is This Answer Correct ? | 9 Yes | 2 No |
Answer / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
what is Slack?
Explain how Verilog is different to normal programming language?
What happens to delay if you increase load capacitance?
Explain Custom Design Flow?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Design an 8 is to 3 encoder using 4 is to encoder?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
Different ways of implementing a comparator?
Explain the working of differential sense amplifier?
Insights of a 2 input NOR gate. Explain the working?
What is Fermi level?
86 Family 
