Answer Posted / anupriya
In ckt design clk skew is a phenomenon in synchronous ckts
in which the clk signal arives at different components at
diff time.
| Is This Answer Correct ? | 9 Yes | 2 No |
Post New Answer View All Answers
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is look up table in vlsi?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
what are three regions of operation of MOSFET and how are they used?
What is the function of chain reordering?
Explain what is multiplexer?
Draw the Layout of an Inverter?
How does Vbe and Ic change with temperature?
What is the critical path in a SRAM?
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw the SRAM Write Circuitry
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What does it mean “the channel is pinched off”?
Mention what are the two types of procedural blocks in Verilog?