Answer Posted / anupriya
In ckt design clk skew is a phenomenon in synchronous ckts
in which the clk signal arives at different components at
diff time.
| Is This Answer Correct ? | 9 Yes | 2 No |
Post New Answer View All Answers
What is look up table in vlsi?
Differences between Array and Booth Multipliers?
Explain how logical gates are controlled by Boolean logic?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Explain the three regions of operation of a mosfet.
What are the different design techniques required to create a layout for digital circuits?
How about voltage source?
Explain Cross section of a PMOS transistor?
What is the difference between the mealy and moore state machine?
Are you familiar with the term snooping?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain the operation considering a two processor computer system with a cache for each processor.
What is the critical path in a SRAM?
What is the difference between synchronous and asynchronous reset?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
