Answer / banibrata

1/2 C V^2.f

Answer / arpan

P=CL * Vdd^2 * f
CL= Load capacitance
VDD = Supply Voltage
f= Switching frequency

During high to low transition the load
capacitance is discharged and during low to high transition
the load capacitance is charged.

Are you familiar with the term snooping?

1 Answers   Intel,

---

How binary number can give a signal or convert into a digital signal?

0 Answers  

---

While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,

---

---

What does it mean “the channel is pinched off”?

0 Answers  

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,

---

What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,

---

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

0 Answers   Infosys,

---

Give the expression for calculating Delay in CMOS circuit?

1 Answers   Infosys,

---

How to improve these parameters? (Cascode topology, use long channel transistors)

0 Answers  

---

what is Latch up?How to avoid Latch up?

3 Answers  

---