Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / gogulnath
skew is the phenomena which clock dint take equal time to
reach the synchronous flip flop,it takes diff delay to
diff flipflops due to the material imperfection,wired
length,temparature etc,
| Is This Answer Correct ? | 21 Yes | 0 No |
Post New Answer View All Answers
Explain Basic Stuff related to Perl?
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What are the different design constraints occur in the synthesis phase?
Explain how logical gates are controlled by Boolean logic?
what is multiplexer?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Mention what are the different gates where Boolean logic are applicable?
What is Noise Margin? Explain the procedure to determine Noise Margin?
If not into production, how far did you follow the design and why did not you see it into production?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What types of high speed CMOS circuits have you designed?
For CMOS logic, give the various techniques you know to minimize power consumption
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
