Answer Posted / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
Post New Answer View All Answers
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the purpose of having depletion mode device?
What are the different measures that are required to achieve the design for better yield?
How logical gates are controlled by boolean logic?
What are the steps involved in designing an optimal pad ring?
what is the use of defpararm?
Write a program to explain the comparator?
Explain various adders and difference between them?
What is the difference between the mealy and moore state machine?
How binary number can give a signal or convert into a digital signal?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain how binary number can give a signal or convert into a digital signal?
What is the ideal input and output resistance of a current source?
What types of CMOS memories have you designed? What were their size? Speed?
