Answer Posted / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
What does the above code synthesize to?
What are the Advantages and disadvantages of Mealy and Moore?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
How about voltage source?
Are you familiar with the term snooping?
what is the use of defpararm?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain what is multiplexer?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Mention what are three regions of operation of mosfet and how are they used?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What are the different classification of the timing control?
