Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
Post New Answer View All Answers
If not into production, how far did you follow the design and why did not you see it into production?
What does the above code synthesize to?
what is multiplexer?
What is the function of enhancement mode transistor?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What transistor level design tools are you proficient with? What types of designs were they used on?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain the three regions of operation of a mosfet.
Write a VLSI program that implements a toll booth controller?
Cross section of a PMOS transistor?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Are you familiar with the term snooping?
How logical gates are controlled by boolean logic?
what is Slack?
