Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / madhu
When a clock is triggered, if it reaches first to
destination and next to source then we have a loss of
data,or if it reaches first to source and later to
destination we have a wrong result .this is called Clock
skew,so it is necessary to a clock to reach simultaneously
to source and destination.
| Is This Answer Correct ? | 22 Yes | 29 No |
Post New Answer View All Answers
Mention what are the two types of procedural blocks in Verilog?
Differences between Array and Booth Multipliers?
What types of CMOS memories have you designed? What were their size? Speed?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What is look up table in vlsi?
What are the various regions of operation of mosfet? How are those regions used?
Explain how MOSFET works?
Explain Cross section of an NMOS transistor?
Explain the working of 4-bit Up/down Counter?
Insights of a 4bit adder/Sub Circuit?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
what is the difference between the TTL chips and CMOS chips?
What are the steps involved in preventing the metastability?
What is Body Effect?
