Answer Posted / anuprita
In circuit designs, clock skew is a phenomenon in
synchronous circuits in which the clock signal arrives at
different components at different times. This can be caused
by many different things, such as wire-interconnect length,
temperature variations, variation in intermediate devices,
capacitive coupling, material imperfections, and
differences in input capacitance on the clock inputs of
devices using the clock.
| Is This Answer Correct ? | 27 Yes | 0 No |
Post New Answer View All Answers
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
For CMOS logic, give the various techniques you know to minimize power consumption
What does it mean “the channel is pinched off”?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Mention what are the different gates where Boolean logic are applicable?
Explain what is multiplexer?
what is multiplexer?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain what is the use of defpararm?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain how Verilog is different to normal programming language?
