Answer Posted / himali
Clock skew is the phenomenon wherein clock signal arrives
at different components at different times.
There are two types of clock skews. Positive clock skew
means that clock siganl reaches receiving register faster
than the register that sends the data to the receiver.
Negative skew is the opposite.
| Is This Answer Correct ? | 19 Yes | 8 No |
Post New Answer View All Answers
What types of high speed CMOS circuits have you designed?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Mention what are three regions of operation of mosfet and how are they used?
Explain how binary number can give a signal or convert into a digital signal?
what is SCR (Silicon Controlled Rectifier)?
Tell me how MOSFET works.
What is the main function of metastability in vsdl?
Explain various adders and difference between them?
How logical gates are controlled by boolean logic?
What are the Advantages and disadvantages of Mealy and Moore?
Explain the Charge Sharing problem while sampling data from a Bus?
Working of a 2-stage OPAMP?
What transistor level design tools are you proficient with? What types of designs were they used on?
Insights of a 4bit adder/Sub Circuit?
Explain what is slack?
