Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the difference between Testing & Verification?
- 6 Answers
- 30332 Views
- Infosys, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / john
Testing is the process of identifying defects in a product.
Verification is the process of ensuring that the product
complies with its specification. Validation is the process
of ensuring that the product meets the users' needs.
Although linked, these are obviously separate. A product may
be defect free but not what was specified or needed; it may
have defects and be not as specified, but may still meet
user need; it may meet specification, but have defects and
not meet the users' need (probably the most common outcome
of software projects!).
| Is This Answer Correct ? | 30 Yes | 2 No |
Answer / kalaiyarasan
testing: this is done in the production side of IC fabrication
Verification : This is done in the design side of IC
| Is This Answer Correct ? | 16 Yes | 5 No |
Answer / sridhar
Testing: Is just checking only and is a part of
verification where,(verification)
Verification: Is the method which ensures the proofs of
correctness.
| Is This Answer Correct ? | 14 Yes | 13 No |
Answer / samy
Testing: To make sure the product functionality sending before to customer.100% test required.
Verification: This will be done by Quality team on Sampling basis. Random basis.
| Is This Answer Correct ? | 2 Yes | 10 No |
Answer / anilb
TO check the output of the device. Through the program. Only
with the program we can check the output. Which is that
called Verification.
| Is This Answer Correct ? | 3 Yes | 17 No |
Explain sizing of the inverter?
Explain what is the depletion region?
What is component binding?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Give various factors on which threshold voltage depends.
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Give the cross-sectional diagram of the cmos.
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
Insights of a Tri-state inverter?
Why is OOPS called OOPS? (C++)
Differences between IRSIM and SPICE?
86 Family 
