Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the difference between Testing & Verification?
- 6 Answers
- 30272 Views
- Infosys, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / john
Testing is the process of identifying defects in a product.
Verification is the process of ensuring that the product
complies with its specification. Validation is the process
of ensuring that the product meets the users' needs.
Although linked, these are obviously separate. A product may
be defect free but not what was specified or needed; it may
have defects and be not as specified, but may still meet
user need; it may meet specification, but have defects and
not meet the users' need (probably the most common outcome
of software projects!).
| Is This Answer Correct ? | 30 Yes | 2 No |
Answer / kalaiyarasan
testing: this is done in the production side of IC fabrication
Verification : This is done in the design side of IC
| Is This Answer Correct ? | 16 Yes | 5 No |
Answer / sridhar
Testing: Is just checking only and is a part of
verification where,(verification)
Verification: Is the method which ensures the proofs of
correctness.
| Is This Answer Correct ? | 14 Yes | 13 No |
Answer / samy
Testing: To make sure the product functionality sending before to customer.100% test required.
Verification: This will be done by Quality team on Sampling basis. Random basis.
| Is This Answer Correct ? | 2 Yes | 10 No |
Answer / anilb
TO check the output of the device. Through the program. Only
with the program we can check the output. Which is that
called Verification.
| Is This Answer Correct ? | 3 Yes | 17 No |
Insights of an inverter. Explain the working?
Explain how binary number can give a signal or convert into a digital signal?
Explain Basic Stuff related to Perl?
What is the difference between cmos and bipolar technologies?
What are the main issues associated with multiprocessor caches and how might you solve them?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
How does Resistance of the metal lines vary with increasing thickness and increasing length?
what is the doping?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Why is Extraction performed?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Have you studied buses? What types?
86 Family 
