What?s the difference between Testing & Verification?
- 6 Answers
- 27946 Views
- Infosys, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / john
Testing is the process of identifying defects in a product.
Verification is the process of ensuring that the product
complies with its specification. Validation is the process
of ensuring that the product meets the users' needs.
Although linked, these are obviously separate. A product may
be defect free but not what was specified or needed; it may
have defects and be not as specified, but may still meet
user need; it may meet specification, but have defects and
not meet the users' need (probably the most common outcome
of software projects!).
| Is This Answer Correct ? | 30 Yes | 2 No |
Answer / kalaiyarasan
testing: this is done in the production side of IC fabrication
Verification : This is done in the design side of IC
| Is This Answer Correct ? | 16 Yes | 5 No |
Answer / sridhar
Testing: Is just checking only and is a part of
verification where,(verification)
Verification: Is the method which ensures the proofs of
correctness.
| Is This Answer Correct ? | 14 Yes | 13 No |
Answer / samy
Testing: To make sure the product functionality sending before to customer.100% test required.
Verification: This will be done by Quality team on Sampling basis. Random basis.
| Is This Answer Correct ? | 2 Yes | 10 No |
Answer / anilb
TO check the output of the device. Through the program. Only
with the program we can check the output. Which is that
called Verification.
| Is This Answer Correct ? | 3 Yes | 17 No |
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What are the different limitations in increasing the power supply to reduce delay?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Are you familiar with VHDL and/or Verilog?
Are you familiar with the term MESI?
What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?
What is a D-latch? Write the VHDL Code for it?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What is LVS, DRC?
86 Family 
