Answer / madhu

Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.

Answer / coolmoon

Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.

SOI (silicon on insulator)doesnt have any latch up problem.

because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).

Answer / abhishek

Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.

To minimize chances of latch up:

1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.

2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU

Explain the usage of the shared SPI bus?

1 Answers  

---

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

---

What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,

---

What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,

---

Differences between DRAM and SRAM?

14 Answers   Infosys, Intel, University, Wipro,

---

What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

0 Answers   Infosys,

---

Implement F = AB+C using CMOS gates?

2 Answers   Intel,

---

What is the difference between cmos and bipolar technologies?

0 Answers  

---

Why do we use a Clock tree?

3 Answers   Intel,

---

Insights of a pass gate. Explain the working?

0 Answers   Intel,

---

Explain various adders and difference between them?

0 Answers   Intel,

---