Interested to Buy Any Domain ? << Click Here >> for more details...
what is Latch up?How to avoid Latch up?
- 3 Answers
- 24886 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / madhu
Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.
| Is This Answer Correct ? | 41 Yes | 4 No |
Answer / coolmoon
Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.
SOI (silicon on insulator)doesnt have any latch up problem.
because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).
| Is This Answer Correct ? | 37 Yes | 6 No |
Answer / abhishek
Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.
To minimize chances of latch up:
1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.
2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU
| Is This Answer Correct ? | 22 Yes | 1 No |
What are the steps involved in designing an optimal pad ring?
Explain the usage of the shared SPI bus?
What are the different design constraints occur in the synthesis phase?
What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain the Working of a 2-stage OPAMP?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
Explain about 6-T XOR gate?
Draw a CMOS Inverter. Explain its transfer characteristics
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
For CMOS logic, give the various techniques you know to minimize power consumption
86 Family 
