Answer / madhu

Latch-up is a condition in which the parasitic components
give rise to the Establishment of low resistance conducting
path between VDD and VSS with Disastrous results.

Answer / coolmoon

Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.

SOI (silicon on insulator)doesnt have any latch up problem.

because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).

Answer / abhishek

Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.

To minimize chances of latch up:

1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.

2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU

What was your role in the silicon evaluation or product ramp? What tools did you use?

0 Answers   Intel,

---

What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,

---

Explain Clock Skew?

6 Answers   Intel, nvidia,

---

What are the Factors affecting Power Consumption on a chip?

0 Answers   Intel,

---

Mention what are the two types of procedural blocks in Verilog?

0 Answers  

---

why is the number of gate inputs to CMOS gates usually limited to four?

0 Answers  

---

Write a VLSI program that implements a toll booth controller?

0 Answers   Patni,

---

What is the depletion region?

1 Answers  

---

What is the difference between = and == in C?

5 Answers   Intel,

---

Cross section of a PMOS transistor?

0 Answers   Intel,

---

Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,

---

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  

---