For a single computer processor computer system, what is the
purpose of a processor cache and describe its operation?
- 3 Answers
- 10182 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / 12345678
the purpose of cache is to reduce the average time to
access the main memory, the operation is like that when the
CPU wants to access the data, it first check the cache, if
an entry can be found with a tag matching that of desired
data, CPU gets the data from cache directly, otherwise, the
data will be copied into cache for next access.
| Is This Answer Correct ? | 18 Yes | 0 No |
Answer / kamal
Main memory is not compatible to the processor speed. So a
fast memory is placed b/n processor and main memory called
cache.
| Is This Answer Correct ? | 11 Yes | 1 No |
Answer / achal ubbott
Cache is a technique used to improve system's performance.
Its not an essential component. The cache memory is managed
by a cache controller. The cache system is based on the
principle of locality of reference which states that most
computer programs execute small loop of code. So the
program uses some frequent data or instruction.
Different core manufacturers use different type of
management policies for cachee.e.g. ARM use 3 policies
i. Write Policy.
2. Replacement Policy
3. Allocate policy.
But the basic principles remain almost constant.
| Is This Answer Correct ? | 9 Yes | 0 No |
Give the various techniques you know to minimize power consumption?
Explain various adders and diff between them?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
How do you detect if two 8-bit signals are same?
Draw the SRAM Write Circuitry
Explain the working of 4-bit Up/down Counter?
Explain the operation considering a two processor computer system with a cache for each processor.
Are you familiar with the term MESI?
What is the difference between fifo and the memory?
6 Answers DewSoft, Intel, Pentagon Rugged Systems,
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain what is the depletion region?
Explain sizing of the inverter?
86 Family 
