Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the difference between Testing & Verification?
- 6 Answers
- 30611 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / john
Testing is the process of identifying defects in a product.
Verification is the process of ensuring that the product
complies with its specification. Validation is the process
of ensuring that the product meets the users' needs.
Although linked, these are obviously separate. A product may
be defect free but not what was specified or needed; it may
have defects and be not as specified, but may still meet
user need; it may meet specification, but have defects and
not meet the users' need (probably the most common outcome
of software projects!).
| Is This Answer Correct ? | 30 Yes | 2 No |
Post New Answer View All Answers
Explain the working of Insights of a pass gate ?
Why does the present vlsi circuits use mosfets instead of bjts?
Explain Cross section of an NMOS transistor?
why is the number of gate inputs to CMOS gates usually limited to four?
What is the purpose of having depletion mode device?
What is the critical path in a SRAM?
What products have you designed which have entered high volume production?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
what is multiplexer?
How logical gates are controlled by boolean logic?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Draw the stick diagram of a NOR gate. Optimize it
Draw the Layout of an Inverter?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What happens if we delay the enabling of Clock signal?
