What?s the difference between Testing & Verification?
- 6 Answers
- 28498 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / anilb
TO check the output of the device. Through the program. Only
with the program we can check the output. Which is that
called Verification.
| Is This Answer Correct ? | 3 Yes | 17 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
For CMOS logic, give the various techniques you know to minimize power consumption
What products have you designed which have entered high volume production?
Mention what are the different gates where Boolean logic are applicable?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What are the different design techniques required to create a layout for digital circuits?
what is verilog?
Explain what is the depletion region?
Explain various adders and difference between them?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Give the cross-sectional diagram of the cmos.
How to improve these parameters? (Cascode topology, use long channel transistors)
Cross section of a PMOS transistor?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is the difference between nmos and pmos technologies?
