Interested to Buy Any Domain ? << Click Here >> for more details...
You have a driver that drives a long signal & connects to an
input device. At the input device there is either overshoot,
undershoot or signal threshold violations, what can be done
to correct this problem?
- 4 Answers
- 15922 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / the big boss
This is a signal integrity question for board designers.
there are two types of termination schemes viz. series and
parallel termination. series termination is where a resistor
of small value ( rule of thumb 1/2 of characteristic
impedance of the trace ) placed near the source ( near
driver). the parallel termination is a combination of two
resister ( rule of thumb twice the char. impedance f the
trace) placed near the destination ( input) where one
resistor connects the signal trace to the VCC and other
connects to the GNd.
| Is This Answer Correct ? | 11 Yes | 3 No |
Answer / baba
To avoid signal threshold violations(due to loss in long
path), use repeaters to boost signal strength at spec.
intervals.
| Is This Answer Correct ? | 4 Yes | 3 No |
Answer / nikki
a cdm clamp can be used at the receiver input to protect
the circuitry form overshoot/ undershoot
| Is This Answer Correct ? | 1 Yes | 0 No |
What happens if we increase the number of contacts or via from one metal layer to the next?
Explain the Various steps in Synthesis?
What does the above code synthesize to?
What are the limitations in increasing the power supply to reduce delay?
What products have you designed which have entered high volume production?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain CMOS Inverter transfer characteristics?
Implement an Inverter using a single transistor?
Are you familiar with VHDL and/or Verilog?
Implement F= not (AB+CD) using CMOS gates?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
86 Family 
