Answer / sham

w r t VHDL component binding is binding of an entity with an architecture declared else where..

Answer / khush

If an entity contains many architectures and any one of
the possible architecture binding with its entity is done
using configuration. It is used to bind the architecture
body to its entity and a component with an entity.

Syntax:

configuration configuration_name of entity_name is
block_configuration;
end configuration_name.

Block_configuration defines the binding of components in a
block. This can be written as

for block_name
component_binding;
end for;
block_name is the name of the architecture body. Component
binding binds the components of the block to entities. This
can be written as,

for component_labels:component_name
block_configuration;
end for;

What is setup time and hold time?

1 Answers   Intel,

---

Factors affecting Power Consumption on a chip?

7 Answers   Intel,

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

Insights of an inverter. Explain the working?

1 Answers   Intel,

---

Why do we use a Clock tree?

3 Answers   Intel,

---

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,

---

What are set up time & hold time constraints? What do they signify?

3 Answers  

---

Insights of a Tri-State Inverter?

3 Answers   Intel,

---

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

0 Answers   Infosys,

---

Have you studied buses? What types?

5 Answers   Intel,

---

Explain CMOS Inverter transfer characteristics?

0 Answers   ADS,

---

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

0 Answers   Infosys,

---