What is component binding?
Answers were Sorted based on User's Feedback
Answer / sham
w r t VHDL component binding is binding of an entity with an architecture declared else where..
| Is This Answer Correct ? | 1 Yes | 0 No |
Answer / khush
If an entity contains many architectures and any one of
the possible architecture binding with its entity is done
using configuration. It is used to bind the architecture
body to its entity and a component with an entity.
Syntax:
configuration configuration_name of entity_name is
block_configuration;
end configuration_name.
Block_configuration defines the binding of components in a
block. This can be written as
for block_name
component_binding;
end for;
block_name is the name of the architecture body. Component
binding binds the components of the block to entities. This
can be written as,
for component_labels:component_name
block_configuration;
end for;
| Is This Answer Correct ? | 0 Yes | 0 No |
What is the difference between synchronous and asynchronous reset?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
Are you familiar with VHDL and/or Verilog?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain what is the use of defpararm?
Insights of a pass gate. Explain the working?
What are the changes that are provided to meet design power targets?
Explain the three regions of operation of a mosfet.
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain various adders and diff between them?