Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
No Answer is Posted For this Question
Be the First to Post Answer
Are you familiar with the term MESI?
What is Fowler-Nordheim Tunneling?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?
Different ways of implementing a comparator?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
Draw the Layout of an Inverter?
What is interrupt latency?
How to find the read failiure probablity in SRAM?
what is verilog?
Explain the usage of the shared SPI bus?
6-T XOR gate?